

T1024RDB


Page	Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T1024 DDR3L MEMORY INTERFACE
4	T1024 IFC INTERFACE
5	T1024 NOR and NAND FLASH INTERFACE
6	T1024 SPI FLASH and SDHC INTERFACE
7	T1024 SYSTEM LOGIC INTERFACE
8	T1024 ETHERNET and SERDES INTERFACE
9	T1024 QE INTERFACE
10	T1024 USB INTERFACE
11	T1024 POWER SUPPLY
12	T1024 PLL FILTERs and GROUND
13	T1024 DUART and I2C DEVICE INTERFACE
14	RGMII ETHERNET PORT 1
15	RGMII ETHERNET PORT 2
16	10G BASE-T PHY 1 AQR105
17	10G BASE-T PHY 1 AQR105 POWER SUPPLY
18	2.5G BASE-T PHY 2 AQR105
19	2.5G/2.5G BASE-T PHY 2 AQR105 POWER SUPPLY
20	10G BASE-T RJ46 CONNECTORs
21	PCIe X1 SLOT and MINI PCIe CONNECTORs
22	CPLD
23	SYSTEM CLOCK GENERATORs
24	SYSTEM CLOCK GENERATORs (cont.)
25	T1024 CORE POWER CONVERTOR and SYSTEM POWER CONVERTORs
26	SYSTEM POWER CONVERTORs
27	SYSTEM POWER SWITCHs
28	SYSTEM POWER INPUT
29	MECHANICALs
30	CHANGE LIST

Version Control		
Version	Date	Modifications
V0.1	2014/08	First release of Schematics
V1.0	2014/08	Released to Manufacturing
V2.0	2014/09	1. Change AQ2104 to AQR105, add another AQR105 for 2.5G SGMII 2. Add serdes mux for PCIe and 2.5G SGMII 3. Add VCORE power measurement
V3.0	2014/11	1. Add 2 clock mux for SD1/2_REFCLK selection 2. Change T1040 debug version resistors "V40" to "DNP"

All information is subject to change without notice.
No warranty, expressed or applied, is made as to the accuracy of the information contained herein. This schematic is provided for reference purposes only.
Contact your Freescale representative to obtain the latest information on this product.


Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 1 of	30

SYSTEM BLOCK DIAGRAM




Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 2 of	30

1.35V DDR3L SDRAM
4GB (x72, ECC, DF)





T1024 IFC INTERFACE




T1024 RESET CONFIGURATION

```
cfg_rcw_src[0:8]
0_0010_0111: NOR FLASH BOOT
0_0100_0000: SD CARD BOOT
0_0100_0101: SPI BOOT
1_0001_1001: NAND FLASH BOOT
```




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev A
Date:	Friday, December 19, 2014	Sheet 4 of	30

T1024 NOR and NAND FLASH INTERFACE




Title T1024RDB				
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C	
Date:	Friday, December 19, 2014	Sheet 5	of	30

T1024 SPI FLASH and SDHC INTERFACE



Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 6 of	30

T1024 SYSTEM LOGIC INTERFACE




Title			
T1024RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	C
Date:	Friday, December 19, 2014	Sheet	7 of 30





Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet 8 of	30

T1024 QE INTERFACE




T1024




Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 9 of	30

T1024 USB INTERFACE




Title			
T1024RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	C
Date:		Friday, December 19, 2014	Sheet 10 of 30



T1024 POWER SUPPLY




T1024 PLL FILTERs and GROUND




T1024 DUART and I2C DEVICE INTERFACE




RTC




I2C EEPROM



I2C THERMAL MONITOR




For RS232 ESD protection, place close to RJ45 connector




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 13 of	30

RGMII ETHERNET PORT 1




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 14 of	30

RGMII ETHERNET PORT 2




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet 15 of	30

10G BASE-T PHY 1 AQR105




10G BASE-T PHY 1 AQR105 POWER SUPPLY




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet 17 of	30

2.5G BASE-T PHY 2 AQR105




2.5G BASE-T PHY 2 AQR105 POWER SUPPLY









Title T1024RDB				
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C	
Date:	Friday, December 19, 2014	Sheet	19 of	30

10G/2.5G BASE-T RJ46 CONNECTORs




Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 20 of	30

PCIe X1 SLOT and MINI PCIe CONNECTORS




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet	21 of 30

CPLD






Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 22 of	30

SYSTEM CLOCK GENERATORS



Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 23 of	30



SYSTEM CLOCK GENERATORS (cont.)



Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet 24 of	30

T1024 CORE POWER CONVERTOR and SYSTEM POWER CONVERTORS







Caution: separate analog and power ground and make connection at GND plane



Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 25 of 30	

SYSTEM POWER CONVERTORS


2.2uH(IHLP2525CZER2R2M01): I_{rms} = 8A, I_{sat} = 14A, DCR = 18mohm
 3.3uH(IHLP2525CZER3R3M01): I_{rms} = 6A, I_{sat} = 13.5A, DCR = 28mohm
 4.7uH(IHLP2525CZER4R7M01): I_{rms} = 5.5A, I_{sat} = 10A, DCR = 37mohm



Caution: separate analog and power ground and make connection at GND plane

Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 26 of	30


SYSTEM POWER SWITCHs




Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev C
Date:	Friday, December 19, 2014	Sheet 27 of	30

SYSTEM POWER INPUT


AQR105 FAN HEADER





LED




CHASSIS FAN HEADER




CPU FAN HEADER




ATX POWER INPUT CONNECTOR




LOCAL RESET



REMOTE RESET



REMOTE POWER





Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 28 of 30	

MECHANICALs


Fiducial Marks



Mouting Holes



Layer Detail



Title T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 29 of	30

CHANGE LIST

2014/5/19

- 1. Change T1040 part value to T1024
- 2. Add AQ2104 JTAG connector for boundry-scan
- 3. Change T1024 DDR power to be switched off in deep sleep mode (include D1-MVREF, GVDD, AVDD-D1)
- 4. Change DDR3 SPD power from 3V3 to 3V3_SLP
- 5. Mount R802,R803,R804 20K pull-up resistors
- 6. Add NOR Flash RDY/BUSY signal to CPLD
- 7. Connect SD card VDD pin to EVDD and correct C38, C39 power also
- 8. Change R158,R159 from 10K to 100K, make R155,R156 as DNP
- 9. Float pin1 of U38 and U96
- 10. Add one 3000pF capacitor on 1V0_USB_SVDD
- 11. Add power filter for G12 pin as AVDD_CGA2 of T1040
- 12. Change I2C thermal monitor power supply from 3V3 to 3V3_SLP
- 13. Add pull-up resistor for RTC_INT_N
- 14. Change EC1 RJ45 LED connection as EC2, so EC1 PHY address change to 0x02 and EC2 PHY address change to 0x06
- 15. Add EC1_PME_N connect to IRQ3
- 16. Change C336,C342,C306,C310,C1205,C1206 to 1000pF, 2KV cap
- 17. Add pull-up to XGT_SPI_CS_N
- 18. Add 3pin debug header for AQ2104 SMBUS
- 19. Add AC coupling capacitors on PCIe RX lines for safe
- 20. Change CPLD power OVDD_SLP to 1V8_SLP
- 21. Add 2pin Jumper for EVDD manual selection
- 22. Add X1 and X5 OE control from SYSCLK_OE signal
- 23. Change R938 to 3.09K to make 2.1V out put and correct C1252,C1253 power connection
- 24. Correct R916 connection from 12V_M to 12V_SLP
- 25. Change R744 to 14.3K to make 0.85V out put and correct C1063,C1064 power connection
- 26. Remove jumper for DDR3 1.5V power support

2014/5/26

- 1. Change USB power switch from MIC2506YM to MAX1558H
- 2. Change AQ2104 SPI flash AT45DB041D to MX25V4006E

2014/5/27

- 1. Change TVDD connect to 1V2, TVDD can be off in deep sleep mode

2014/6/1

- 1. Change NAND flash to 1.8V BGA NAND
- 2. change 2 USB protect IC to 1 for cost saving

2014/6/6

- 1. Change SD card VDD select by 3pin Jumper, and add sense to CPLD
- 2. Add all switch signals to CPLD

2014/7/2

- 1. Add more capacitors for EVDD

2014/7/4

- 1. Add 4 pins for 2xGE port RJ45 LED signals
- 1. Change AQ2104 to AQR105, add another AQR105 for 2.5G SGMII
- 2. Add serdes mux for PCIe and 2.5G SGMII
- 3. Add VCORE power measurement

2014/9/28

- 1. Change the title from 10G Base-T to 2.5G Base-T for second AQR105
- 2. Correct the comments above the SerDes TX pair to Lane2 used for 2.5G SGMII Mode to MAC
- 3. Change the signal names for 2 AQR105 JTAG and SPI to XGT1_xxx and XGT2_xxx
- 4. Add all XREFs for missing XREF signals
- 5. Add 1x1 header near VDD_SD 1x3 header for VDD_SD to connect to EVDD
- 6. Add 2 fan header for AQR105

2014/10/8

- 1. Remove C1195+C1196 and C1363+C1364 from CT of the magnetics, Change 2.2uF to 0.1uF per CT pin
- 2. Add a EMI2 header for debug
- 3. Add ferrite bead for AQR105 V22_SRDS power rails
- 4. Change FB57, FB65 to MPZ2012S101A
- 5. Change AQR105 SMB debug header pin order per reference design

2014/11/26

- 1. Add 2 clock mux for SD1/2_REFCLK selection
- 2. Change T1040 debug version resistors "V40" to "DNP"

Title			
T1024RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev C
Date:	Friday, December 19, 2014	Sheet 30 of	30